	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Inventor
П	US 6214667 B	B1 20010410	ō	Method for fabricating a flash memory	438/257	438/594	Ding, Yen-Lin et al.
N	US 5982017 A	19991109	Ŋ	Recessed structure for shallow trench isolation and salicide processes	257/513	57/ 57/ 57/ 57/	Wu, Sheng-Jyh et al.
ю	US 5891771 A	19990406	7	Recessed structure for shallow trench isolation and salicide process	438/248	438/246; 438/247; 438/301; 438/303; 438/424; 438/427; 438/700;	Wu, Sheng-Jyh et al.
4	US 6184571 B	B1 20010206	17	ppar plan nic	257/635	257/915; 438/634	Moore, John T.
5	US 6159821 A	1 20001212	σ	Methods for shallow trench isolation	438/424	38/2 38/4	Cheng, Hsu-Li et al.
9	US 6146970 A	1 20001114	17	Capped shallow trench isolation and method of formation	438/424	\\\\\\	Witek, Keith E. et al.
7	US 6091129 A	20000718	44	Self-aligned trench isolated structure	257/510	57/62 38/29	Cleeves, James M.
æ	US 6057580 A	A 20000502	26	Semiconductor memory device having shallow trench isolation structure	257/396	257/397; 257/513	Watanabe, Hiroshi et al.



PLUS Search Results for S/N 10/056,179, Searched June 13, 2002 (Top 50)

6001687	5516625	6184571	6002160	6146970
5879980	6057580	4763177	6031269	6159821
5891771	6140688	5380676	6049107	6184107
5982017	6225171	5572056	6074927	6222224
6071779	6225171	5691215	6091129	6222224
6121078	4969022	5710076	6093947	4593459
6177299	5492858	5830797	6093619	4633290
6214667	5908311	5837612	6133116	4801988
6214667	5976982	5937297	6133113	4894697
6294817	6054343	5936280	6136663	4920065

Most Frequently Occurring Classifications of Patents Returned From A Search of 10/056,179 on June 13, 2002

Combined Classifications

- 11 438/424
- 10 438/296
- 7 438/427
- 5 257/510
- 5 438/221
- 4 257/513
- 4 257/515
- 3 257/315
- 3 257/347
- 3 257/374
- 3 257/402
- 3 438/257
- 3 438/305
- 3 438/404
- 3 438/430
- 3 438/435
- 2 148/DIG 50
- 2 257/302
- 2 257/304
- 2 257/321
- 2 257/333
- 2 257/397
- 2 257/506
- 2 257/622
- 2 438/238
- 2 438/2432 438/244
- 2 438/297
- 2 438/301
- 2 438/359
- 2 438/400
- 2 438/425
- 2 438/437
- 2 438/594
- 2 438/692
- 2 438/699
- 2 438/7062 438/778

11 438/424 (4 OR, 7 XR) Class 438: SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS FORMATION OF ELECTRICALLY ISOLATED LATERAL 438/400 SEMICONDUCTIVE STRUCTURE .Grooved and refilled with deposited dielectric material 438/424 10 438/296 (3 OR, 7 XR) Class 438: SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS MAKING FIELD EFFECT DEVICE HAVING PAIR OF 438/142 ACTIVE REGIONS SEPARATED BY GATE STRUCTURE BY FORMATION OR ALTERATION OF SEMICONDUCTIVE ACTIVE REGIONS .Having insulated gate (e.g., IGFET, MISFET, 438/197 MOSFET, etc.) ..Including isolation structure 438/294 ...Dielectric isolation formed by grooving and refilling with dielectric material 438/296 (1 OR, 6 XR) 7 438/427 Class 438: SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS FORMATION OF ELECTRICALLY ISOLATED LATERAL 438/400 SEMICONDUCTIVE STRUCTURE .Grooved and refilled with deposited dielectric material 438/424 .. Refilling multiple grooves of different widths or depths 438/427 (1 OR, 4 XR) 5 257/510 Class 257: ACTIVE SOLID-STATE DEVICES INTEGRATED CIRCUIT STRUCTURE WITH ELECTRICALLY 257/499 ISOLATED COMPONENTS .Including dielectric isolation means 257/506 .. Combined with pn junction isolation (e.g., isoplanar, LOCOS) 257/509 ...Dielectric in groove 257/510 5 438/221 (1 OR, 4 XR) Class 438: SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS MAKING FIELD EFFECT DEVICE HAVING PAIR OF 438/142 ACTIVE REGIONS SEPARATED BY GATE STRUCTURE BY FORMATION OR ALTERATION OF SEMICONDUCTIVE ACTIVE REGIONS .Having insulated gate (e.g., IGFET, MISFET, MOSFET, etc.) 438/197 .. Complementary insulated gate field effect transistors (i.e., CMOS) 438/199 ...Including isolation structure 438/218Dielectric isolation formed by grooving and refilling with dielectric material 438/221 4 257/513 (2 OR, 2 XR) Class 257: ACTIVE SOLID-STATE DEVICES INTEGRATED CIRCUIT STRUCTURE WITH ELECTRICALLY 257/499 ISOLATED COMPONENTS .Including dielectric isolation means 257/506 .. Combined with pn junction isolation (e.g., 257/509 isoplanar, LOCOS) ...Dielectric in groove 257/510Vertical walled groove 257/513 (0 OR, 4 XR) 4 257/515

Class 257: ACTIVE SOLID-STATE DEVICES INTEGRATED CIRCUIT STRUCTURE WITH ELECTRICALLY 257/499 ISOLATED COMPONENTS .Including dielectric isolation means 257/506 257/509 .. Combined with pn junction isolation (e.g., isoplanar, LOCOS) 257/510 ...Dielectric in grooveWith active junction abutting groove (e.g., 257/515 "walled emitter") 3 257/315 (3 OR, 0 XR) Class 257: ACTIVE SOLID-STATE DEVICES FIELD EFFECT DEVICE 257/213 .Having insulated electrode (e.g., MOSFET, MOS 257/288 diode) 257/314 .. Variable threshold (e.g., floating gate memory device) ...With floating gate electrode 257/315 (2 OR, 1 XR) 3 257/347 Class 257: ACTIVE SOLID-STATE DEVICES FIELD EFFECT DEVICE 257/213 257/288 .Having insulated electrode (e.g., MOSFET, MOS diode) 257/347 ..Single crystal semiconductor layer on insulating substrate (SOI) 3 257/374 (1 OR, 2 XR) Class 257: ACTIVE SOLID-STATE DEVICES 257/213 FIELD EFFECT DEVICE 257/288 .Having insulated electrode (e.g., MOSFET, MOS diode) ..Insulated gate field effect transistor in 257/368 integrated circuit 257/369 ...Complementary insulated gate field effect transistors 257/373With pn junction to collect injected minority carriers to prevent parasitic bipolar transistor action 257/374Dielectric isolation means (e.g., dielectric layer in vertical grooves) (1 OR, 2 XR) 3 257/402 Class 257: ACTIVE SOLID-STATE DEVICES FIELD EFFECT DEVICE 257/213 257/288 .Having insulated electrode (e.g., MOSFET, MOS diode) 257/402 .. With permanent threshold adjustment (e.g., depletion mode) 3 438/257 (3 OR, 0 XR) Class 438: SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS MAKING FIELD EFFECT DEVICE HAVING PAIR OF 438/142 ACTIVE REGIONS SEPARATED BY GATE STRUCTURE BY FORMATION OR ALTERATION OF SEMICONDUCTIVE ACTIVE REGIONS

	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Inventor
, -	US 20020033517 A1	20020321	1.1	Non-volatile semiconductor memory device	257/510	257/202; 257/314; 257/315	Lojek, Bohumil
2	us 20020005561 A1	20020117	25	UCTOR MEMORY ING METHOD	257/510		KOBAYASHI, KIYOTERU et al.
n	US 6376877 B1	20020423	12	aligning shallow trench miconductor and g method therefor	257/317	257/315; 257/321; 257/510	Yu, Allen S. et al.
4	US 6281103 B1	20010828	13	gate	438/593	438/296	Doan, Trung Tri
5	US 6271561 B1	20010807	П Н	Method for fabricating floating gate semiconductor devices with trench isolation structures and self aligned floating gates	257/316	257/510	Doan, Trung Tri
9	US 6222225 B1	20010424	20	£	257/315	257/374; 257/506; 257/510	Nakamura, Takuya et al.
7	US 6107670 A	20000822	13	Contact structure of semiconductor device	257/510	257/315; 257/640; 257/760	Masuda, Kazunori
ω	US 6034393 A	20000307	31	emory on and f	257/315	257/321; 257/506; 257/510	Sakamoto, Osamu et al.
<u>م</u>	US 5051795 A	19910924	15		257/317	257/321; 257/510	Gill, Manzur et al.

257/500 + PE